Abstract -In this letter, a functional Z 2 -FET DRAM memory matrix is experimentally demonstrated for the first time. Word-level operation with simultaneous reading and programming accesses is successfully proved. Disturbance is also explored, and the results demonstrate bitline disturbance immunity. Furthermore, the fabricated memory matrix, which includes only one selector per word-line, facilitates the scalability of the memory for increasing array dimensions.
D
YNAMIC random access memories (DRAM) have been traditionally based on the 1T-1C (1 transistor, 1 capacitor) cell architecture [1] , being the major drawback the CMOS process incompatibility and the scaling of the capacitor [2] . SOI-based capacitor-less DRAM cells [3] - [6] arise as a solution for embedded memory based devices. Z 2 -FET 1T-DRAM is one of the most promising low-power solutions for the Internet of Things (IoT).
This Letter reports the performance of a functional Z 2 -FET memory matrix. The structure has been fabricated in 28 nm FDSOI technology at STMicroelectronics [7] , Fig.1a . The 2x2 array is addressed with common bitlines (columns) and wordlines (rows). In order to enable isolated word reading/programming and to avoid sneaky current paths, an N-type MOSFET is located at the wordline output as a selector device. Despite the larger Z 2 -FET cell size (0.2 µm 2 ) with respect to a 6T-SRAM in 28FDSOI technology [8] TCAD simulations prove the cell is functional for reduced dimensions [9] , drastically reducing its footprint.
II. CELL CHARACTERIZATION
For the electrical characterization of each memory cell and the memory matrix, two Agilent B1500A semiconductor analyzers were employed. They were responsible for driving the transient signals: bitline (BL), wordline (WL) and selector (M) terminals (Fig.1a) applied through arbitrary waveform generators (B1530). The simultaneous control of more than two lines required the development of custom software to remotely manage the semiconductor analyzer through a computer. The characterization at wafer level was possible by employing a Suss Microtec PA300 PS-MA semiautomatic 0741-3106 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. probe station. Due to equipment limitations and capacitance parasitics (cables, connectors and equipment), memory pulses were limited down to the µs range in order to ensure stable current levels for the later characterization. Nevertheless, TCAD simulations indicate that much faster Z 2 -FET memory operation is feasible [10] .
The Z 2 -FET cell structure (cell C 12 in Fig.1a ) resembles a conventional PIN diode with four terminals: anode (A), cathode (K) and front and back gates (FG/BG). The intrinsic region comprises a gated region covered by the top gate (L G ) adjacent to the anode, and an ungated region (L in ) close to the cathode, while the ground plane (acting as BG) lies below the whole device. Default positive front-gate bias is employed to induce a potential barrier along the gated region. Similarly, a negative voltage is applied to the ground plane to build a complementary barrier in the ungated section. The barriers height modulation, by altering the inner carrier density (especially electrons below the front gate), yields different Z 2 -FET conductance values and thus distinct logic states. To drive all device terminals, specific bias patterns were designed for each experimental test. Proper single-cell operation was initially verified by applying the W 0 -W 1 -R-W 0 -R sequence to cell C 11 , Fig. 1b . The initial '0'-state writing (W 0 ) forced the worst possible scenario to store the '1'-state (W 1 ). To program the Z 2 -FET, the top gate is grounded to suppress the lateral bodyanode barrier, allowing carriers to be injected or evacuated. Otherwise, the top gate voltage remains always positive. For the '1'-state writing, carriers are introduced by pulsing the anode potential forward biasing the Z 2 -FET as a PIN diode. Contrarily, to program the '0'-state, the anode is grounded and the body becomes depleted thanks to capacitive coupling. An increase in the anode bias, with positive front-gate voltage leading to higher injection barriers, is used for reading (R). The reading anode voltage should (not) be high enough to inject carriers and trigger a cell storing the '1' ('0') -state. In case the cell is not accessed, it remains on hold (H ) state by default (grounded anode while gate-induced barriers prevent carrier injection or evacuation). Therefore, the previously stored logic state is preserved. Table I summarizes the applied voltages at each terminal for all memory operations. The bitline current in Fig. 1b validates the memory behavior: high current margin between logic states and very low current during programming which reduces power consumption [11] . The anode current can be modulated to enhance the current level margin and ratio by increasing the anode voltage (the front-gate bias would probably need to be adjusted as well). As a consequence, the power consumption could be compromised. Scaling the cell might also improve the current logic '1' level due to the reduction in the series resistance and the lateral electric field increment. Exhaustive Z 2 -FET details, operating as isolated memory cell, are found in [10] and [12] .
III. MATRIX CHARACTERIZATION A. Word-Level Operation
One of the major advantages of the Z 2 -FET resides in the simultaneous word reading and programming functionality. The concurrent access drastically increases the memory speed with respect to the individual access scenario. This property is possible due to: i) the output transistors (M X ) that allow to independently select the accessed word (avoiding the operation of other matrix rows) and ii) the wordline bias which does not depend on the programming/reading logic value. Consequently, only one memory cycle is necessary to modify or discriminate the word content. In fact, individual cell writing is not possible: while programming one cell, undesired '0'-state store operations would be carried out in all other cells within the same word (not shown). In case the desired word length does not match the array word size, the matrix would suffer an area efficiency penalty.
To characterize the word-level operation, the sequence of logic-values '00'-'01'-'10'-'11' was written, one by one, to both cells (C 11 and C 12 ) and then read, Fig.2a,b . Only when the row is being accessed, the M 1 selector signal is pulsed (Fig.2c) grounding the cathodes and enabling efficient reading/programming operations. The bitline currents (Fig.2d) demonstrate that the written logic word is successfully recovered later for any case.
B. Bitline Disturbance Immunity
Disturbance tests (D in Table I ) assess whether the cell state is perturbed when accessing other cells sharing the same bitline. Wordline disturbances are not possible due to the simultaneous word programming and reading. The state degradation test is performed as follows: i) C 11 and C 12 are programmed (Fig.3a,b) while pulsing M 1 (Fig.3c) at the same time; ii) the word is then read to verify its content; iii) after reading, M 1 is left grounded to isolate the C 11 and C 12 word; iv) B L 1 and B L 2 are pulsed afterward to emulate accessing C 21 and C 22 , potentially disturbing the C 11 and C 12 state; v) C 11 and C 12 are finally read back to check their bitline disturbance resilience. The process is then repeated for other logic state combinations. Fig.3d shows the bitline current readouts when the following logic words are written into the test row: '00', '01', '10' and '11'. Notice that the bitline current readouts before and after applying disturbance coincide for all cases, proving the correct behavior and immunity to other words access. In real applications, not only one but multiple disturbance pulses could impact each cell possibly leading to reading failures afterward. However, the expected memory operation speed (ns range) is much faster than the applied pulses. Therefore, the degradation in Fig.3 can be seen as many disturbance pulses in a row. Nevertheless, the disturbance immunity can be enhanced by rising the wordline (front-gate) voltage to further prevent carrier injection from the anode.
C. Integral Operation
Finally, the entire matrix operation was verified by programming and reading the two available words with the same pattern. Due to the simultaneous writing and reading, only four access cycles are required to store and discriminate all cells logic state in the array. Fig.4 illustrates an example of bias patterns and the bitline current readouts. The pattern consisted in: the '10'-logic word was written in the first row (C 11 and C 12 , Fig.4a,b) while only M 1 output selector was pulsed (M 2 remained off, Fig.4c) . Then, the '01'-logic word was written in the second row (C 21 and C 22 ) while the output selector signals were inverted. Lastly, the two words were consecutively read. Fig. 4d demonstrates adequate logic states extraction.
Despite the fact that the proposed memory matrix represents the smallest case, it can be easily up-scaled to larger array dimension designs. By simply including Z 2 -FET cells in the row, the word size is extended maintaining a single selector transistor. Similarly, the matrix storage capacity can be enhanced by including additional words (rows) without degrading the expected memory performance.
IV. CONCLUSION
A Z 2 -FET memory matrix has been experimentally evaluated. Single-cell and by-word memory access operation point out the correct behavior of the fabricated matrix. Disturbance tests also show the matrix does not exhibit any degradation of the logic states. Finally, all the matrix cells have been fully accessed emulating real operation, reporting promising results and proving the proposed array design as easy to scale.
